ABSTRACT A multi-level memory circuit with only amorphous oxide thin-film transistors (Ox-TFTs) is proposed. The proposed circuit comprises two Ox-TFTs and a capacitor. The proposed multi-level memory can modulate threshold voltage freely depending on programming voltages. Low leakage current of Ox-TFT enables the proposed circuit to operate as a memory. We measured transfer characteristics of the proposed circuit and investigated the threshold voltage shift by a simple capacitance model. We found that the proposed memory cell can be used as a multi-level memory.
I. INTRODUCTION
There are several established memories such as static random access memory (SRAM), dynamic random access memory (DRAM), and flash memory [1] - [4] . Moreover, multi-level memories are developed for large capacity of storage in small area [5] - [7] . SRAM can stably store data without refreshing as long as the power is supplied. It has a complex structure with six transistors. In contrast, DRAM has a simpler structure, and multi-level DRAM was also developed [8] . However, to write and read multi-bits with DRAM, a number of reference voltages are additionally needed and the structure of its circuit becomes more complex [9] . For simpler structure of circuit and driving scheme, Inoue et al. [10] , developed nonvolatile oxidesemiconductor random access memory (NOSRAM). The proposed NOSRAM in [10] is implemented by adopting low leakage current of crystalline oxide semiconductor transistors. However, the manufacturing process of NOSRAM becomes very complicated because the proposed circuit needs integrated oxide thin-film transistors (Ox-TFTs) on silicon semiconductor devices. In addition, the proposed memory can write and read only 1-bit information.
In this paper, we propose a memory comprising only amorphous Ox-TFTs that can store more than 1-bit information. To write or read multi-bits, threshold voltage (V th ) of the memory device should be freely controlled. Our proposed memory can simply modulate the V th of cell transistor, which consists of an Ox-TFT and a capacitor. The device structure for the proposed memory is described in the following section, and then measurement method for the V th shift of the cell is explained in Section III. In Section IV, the verification results of the proposed memory are discussed. Finally, in the last section, the conclusion of this study is drawn. Fig. 1 shows the cross-sectional view of an Ox-TFT in the proposed multi-level memory circuit. First, 150-nm-thick molybdenum (Mo) layer is deposited on a glass substrate as a gate metal and patterned. Then, 62-nm-thick silicon oxide (SiO2) layer is deposited on the gate metal layer as a gate insulator. 30-nm-thick indium gallium zinc oxide (IGZO) is deposited on the gate insulator layer by sputtering process as an active layer and patterned by the wet-etching process. Finally, 150-nm-thick Mo layers are deposited as source/drain metals, and patterned by wetetching process [11] , [12] . The amorphous Ox-TFTs were formed on glass substrate. Note that they are widely used for common display manufacturing process, which means the proposed memory can be applied to display applications as well. 
II. DEVICE STRUCTURE

IV. RESULTS AND DISCUSSION
To verify the feasibility of the proposed multi-level memory, we fabricated the circuit and investigated the V th,Cell depending on the programming voltage. Transfer characteristics of T WR and T Me were measured and shown in Figs. 3(a) and 3(b), respectively. The sizes of T WR and T Me were 10 µm/20 µm and 40 µm/20 µm, respectively. Red dashed line and blue solid one show the transfer characteristics when V ds was 1 V and 0.1V, respectively. V th of T WR was 0.11 V and mobility (µ) of T WR were 28 cm 2 /Vs. V th and µ of T Me were 0.10 V and 24 cm 2 /Vs, respectively. Note that the leakage current of T WR is approximately 10 −13 A, which is the lowest detection limit of our measurement equipment. In 2012, there was a study to measure the leakage current of TFTs using IGZO process [13] . Kato et al. reported that the extremely low off-state current of 135 × 10 −24 A/µm was measured with their proposed method. Therefore, it is concluded that there is almost no leakage current through T WR and the proposed circuit can operate as a memory cell.
In order to predict V th shift exactly, the relation between V PRG and V RDA is investigated. T Cell can be simply modelled as a series combination of C RDA and the gate capacitance of T Me . Thus, V PRG can be simply calculated in a voltage divider comprising two capacitors, C RDA and C Me (the gate capacitance of T Me ). Equation (1) shows the relation between V PRG and V RDA .
However, V PRG can be affected by the charge injection and clock feedthrough effects. To consider the charge injection, induced charge from inversion layer of T WR is calculated. Induced charge, Q ch can be expressed as
where W and L denote the channel width and length of T WR , respectively. C ox means the capacitance per unit area of gate insulator. V WRC,on is the gate voltage of T WR when it turns on. V th,WR is the threshold voltage of T WR . When T WR is turned off, Q ch is injected into both side of V PRG and V WRD . Thus, V PRG caused by charge injection ( V PRG,ci ) is determined as feedthrough ( V PRG,cf ) can be expressed as (4) .
where C p is the overlap capacitance of T WR . Therefore, the total voltage drop of V PRG is calculated as follows:
Once, the variation of V PRG depending on V RDA was calculated by (1) Table 1 shows the measured and calculated V th in relation to V WRD . V th,Cmin and V th,Cmax mean the threshold voltage calculated by (6) when C Me was minimum and maximum, respectively. Average error of V th between measurement and calculation was 0.04 V when C Me had minimum value of 0.55 pF. When C Me had maximum value of 0.81 pF, the average error of V th between measurement and calculation was 0.05 V. When C Me became larger, V th,Cell also became larger and therefore the gap of each transfer curve depending on V WRD became wider as well. As shown in Table 1 , it is verified that the simple capacitance model can predict the shifted V th,Cell properly, depending on the V WRD . To analyze the difference between measured and calculated data, we measured a fresh memory cell and compared the measurement and calculation data. The difference between them was caused by device degradation while measuring because of repeated electrical stress. As a result, we have proved that our proposed circuit can be used as a multi-level memory.
To investigate the variation of threshold voltage shift depending on C RDA , we measured transfer characteristics of T cell with smaller C RDA of 5 pF. In this measurement, T Me of 100 µm/20 µm for larger C Me was used to see if any difference is noticeable. Thus, the new memory cell used for the measurement had smaller C RDA and larger C Me than the counterpart shown in Fig. 4 . As shown in Fig. 5 and Table 2 , the threshold voltage shifts were bigger than that those shown in Fig. 4 as expected by (1) . The results of Figs. 4 and 5 show that the smaller C RDA and larger C Me is, the more threshold voltage shifts. Therefore, the variation of both C RDA and C Me should be considered to design the proposed memory cell.
We calculated how much the threshold voltage shifts depending on C RDA and C Me with the memory cells shown in Fig. 4 and Fig. 5 . By using (1), we can get the amount of threshold voltage shift as follows: Here, V th,Cell and V WRD is the amount of threshold voltage shift and the difference between writing data, respectively. C Me is dependent on V WRD and V RDA , which means C Me is not a constant value. To verify the long-term data storage of our memory cell, we measured the data retention characteristics with respect to time. The change of drain current of T Me was investigated after the memory data was written to V PRG through the switching TFT, T WR . If the drain current maintains its value regardless of time, the memory feature can be proven. For a comparison, we also measured changes in drain current when a constant gate bias of DC 5 V was applied. As shown in Fig. 7(a) , the blue solid line denotes the data retention characteristics when V WRD is 5 V which means the gate voltage was applied not by an external voltage source, but by a stored voltage at C RDA . The red dashed line in Fig. 7(a) represent the change of drain current by the external gate bias of DC 5 V. The initial drain current was 917 nA. It became approximately 879 nA at 300 sec after writing the memory data. However, the drain current also dropped from 938 nA to 885 nA even when the constant gate bias was applied. This means that a constant V GS of T Me did not guarantee a constant drain current as shown Fig. 7(a) . Thus, we investigated the stability of T Me . We found that the device T Me showed bad stability problem such as the hysteresis. As shown in Fig. 7(b) , T Me showed different transfer characteristics depending on gate sweep direction. The hysteresis level is 0.13 V. As a result, we concluded that the root cause of the retention problem of our proposed memory cell is not clear now. It may be caused wholly by the bad stability of the device or partially by the leakage current through T WR . However, we believe that retention issue is not caused by leakage current because oxide TFTs feature extremely low leakage current.
As shown in the previous section, the fabrication of the circuit adopts the amorphous Ox-TFT process that is widely used in display manufacturing. Also, the proposed memory can achieve multi-level data storage property and has the simple structure. Therefore, we think these features enable the application as a multi-level pixel circuit for displays.
V. CONCLUSION
This study has proposed a new multi-level memory circuit with only amorphous Ox-TFTs. The proposed memory has a simple architecture and consists of a capacitor and two oxide TFTs. Measurement results have proved that our proposed circuit can be used as a multi-bit memory. It is possible to implement multi-bit memories with far simpler process because the proposed memory comprises only oxide TFTs. Therefore, we expect that the proposed multilevel memories can be especially used to various display applications such as multi-level pixel circuits. 
